

AN ENGINEERING APPROACH TO DIGITAL DESIGN

WILLIAM I. FLETCHER

*Utah State University
Logan, Utah*



PRENTICE-HALL, INC., *Englewood Cliffs, New Jersey 07632*

CONTENTS

Preface

xiii

Chapter 1 Introductory Digital Design Concepts

1

1-1	Introduction	1
1-2	WHY and WHEN Digital	2
1-3	Digital and its Symbology	8
1-4	Digital and the Real World	10
1-5	Digital-to-Analog/Analog-to-Digital Converters	12
1-6	Number Systems	19
1-7	Juxtapositional Numbers	19
1-8	Polynomial Notation	23
1-9	Base Conversion Methods	23
1-10	Number Conversion	24
1-11	Complements of Numbers	32
1-12	Codes	35
1-13	Binary Codes	36
1-14	Binary Coded Decimal Codes	38
1-15	BCD Code Properties	39
1-16	Unit Distance Codes	40
1-17	Alphameric Codes	44
1-18	Error Codes	46
1-19	Other Error Detecting and Correcting Codes	48
1-20	Once Over Lightly	48
1-21	Summary	52

vii

2-1	Introductory Comments	57
2-2	Introductory Concepts of Digital Design	58
2-3	The Truth-Table	62
2-4	A Word About “Gates” and “Functions”	65
2-5	The Logic Operators	67
2-6	Hardware Aspects Related to ASSERTED and NOT-ASSERTED Conditions	73
2-7	Using Mechanical Switches for Signal Sources	76
2-8	The Concept of the INVERTER	77
2-9	General Implementation Procedures	80
2-10	Axiomatic Systems and Boolean Algebra	83
2-11	Other Gates and Their Functions	91
2-12	NAND and NOR Gates	92
2-13	The AND, OR, and INVERTER Functions of the NOR Gate	94
2-14	Justification of Distinctive-shaped Symbol Set	98
2-15	EXOR and EQUIVALENCE Gates	98
2-16	MINTERM and MAXTERM Realizations	100
2-17	MAXTERM Representation	104
2-18	Once Over Lightly and Combination Analysis	108
2-19	Analysis of Combinational Circuits	118
2-20	Summary	121

3-1	Introduction	129
3-2	Minimization with Theorems	130
3-3	The Karnaugh Map	134
3-4	Plotting a Karnaugh Map	135
3-5	Labeling a K-Map	137
3-6	Reading the K-Map	140
3-7	Five and Six Variable Maps	144
3-8	Prime and Essential Implicants	146
3-9	Don't Care Map Entries	148
3-10	Map Reduction Resulting in Product-of-Sum Expressions	153
3-11	Using the Map for Simplifying Partially Simplified Expressions	154
3-12	Multi-Output Minimization	155
3-13	Variable-Entered Mapping	157
3-14	VEM Plotting Theory	158
3-15	VEM Reading Theory	162
3-16	Minimization and Combinational Design	167
3-17	Minimizing Functions of More than Six Variables	174
3-18	Introduction to the “BOOZER” Program	176
3-19	Using BOOZER	183
3-20	Summary	185

4-1	Introduction	198
4-2	Examples of Useful Digital Circuits	200
4-3	Arithmetic Circuits	200
4-4	Comparators	207
4-5	Multiplexers	210
4-6	Code Converters	226
4-7	EXOR and AND-OR-INVERT Gates	244
4-8	Hints for Reading EXOR and NEXOR Expressions Directly from the Map	247
4-9	AND-OR-INVERT Gates (A-O-I)	250
4-10	Wired Logic	251
4-11	Practical Aspects of Wired Logic and Bus-Oriented Structures	254
4-12	Tri-State Bus Systems	256
4-13	Practical Aspects Related to Combinational Logic Design	259
4-14	FAN-IN FAN-OUT	259
4-15	Propagation Delay	261
4-16	Summary	265

5-1	Introduction	275
5-2	The Need for Sequential Circuits	276
5-3	Basic Architectural Distinctions between Combinational and Sequential Circuits	280
5-4	The Concept of Memory	281
5-5	The Binary Cell	283
5-6	The CELL and the Bouncing Switch	287
5-7	Fundamental Differences between Sequential Machines	290
5-8	Fundamentals of Sequential Machine Operation	290
5-9	Using Variations of the General Model to Classify Sequential Machines	293
5-10	The Flip-Flop	295
5-11	CLOCK and OSCILLATORS	297
5-12	Types of Traditional Clocked Flip-Flops	302
5-13	The SET/RESET Flip-Flop	302
5-14	The "D" Latch Flip-Flop	304
5-15	The "CLOCKED T" Flip-Flop	305
5-16	The "CLOCKED JK" Flip-Flop	306
5-17	The Design of a Clocked Flip-Flop	308
5-18	Flip-Flop Conversion from One Type to Another	311
5-19	Practical Clocking Aspects Concerning Flip-Flops	314
5-20	Timing and Triggering Considerations	323
5-21	Clock Skew	324
5-22	Summary	328

Chapter 6 Traditional Approaches to Sequential Analysis and Design 335

6-1	Introduction	335
6-2	The State Diagram	336
6-3	Analysis of Synchronous Sequential Circuits	339
6-4	A Synchronous Analysis Process	340
6-5	Approaches to the Design of Synchronous Sequential Finite State Machines	353
6-6	Design Steps for Traditional Synchronous Sequential Circuits	353
6-7	State Reduction	364
6-8	Minimizing the Next State Decoder	368
6-9	Design Steps Leading to Next State Decoders	369
6-10	Trying a JK or T Flip-Flop	375
6-11	Output Decoder Design	381
6-12	Counters	386
6-13	Design of Single-Mode Counters	391
6-14	Multi-Mode Counters	392
6-15	Design of Specialized Multi-Mode Counters	394
6-16	Ripple Counters	398
6-17	Ring Counters	402
6-18	Applications of Ring Counters	406
6-19	Shift Register	407
6-20	Shift Register Sequences	415
6-21	Ring Counters Using Shift Register	416
6-22	Shift Registers and Memory	418
6-23	Final Notes	424
6-24	Summary	424

Chapter 7 Introduction to Multi-Input System Controller Design 440

7-1	Introduction	440
7-2	System Controllers	441
7-3	Controller Design Phases and System Documentation	444
7-4	Defining the Purpose and Role of the System	445
7-5	Defining the Basic Operational Characteristic of the System, the Controlling Systems, and the Controlled System	447
7-6	Timing and Frequency Considerations	451
7-7	Functional Partition and Detailed Flow Diagram Development	452
7-8	System Controller State Specification (MDS Diagram Generation)	457
7-9	Synchronizing Two Systems and Choosing Controller Architecture	465
7-10	The State Assignment	475
7-11	The Next State Decoder	485
7-12	Next State Decoder Maps	501
7-13	The Output Decoder	503
7-14	Clock Frequency Determination	506
7-15	Power Supply Requirements	506
7-16	Control and Display	507
7-17	Concepts Related to the Use of Conditional Outputs	510
7-18	Summary	514

8-1	Introduction	532
8-2	Using MSI Decoder in System Controllers	533
8-3	Using MSI Multiplexers in System Controllers	537
8-4	System Controllers with More Complexity	540
8-5	Indirect Addressed Multiplexers Configuration	544
8-6	Read Only Memories (ROM's)	546
8-7	ROM's, PROM's and Applications	548
8-8	Using a PROM for Random Logic	557
8-9	Programmed Logic Arrays (PLA's)	561
8-10	Applications of PLA's and FPLA's	568
8-11	System Controller Designs Centered around ROM's and PROM's	568
8-12	Indirect-Addressed Multiplexer/ROM Configuration	570
8-13	System Controller Designs Centered around an FPLA	575
8-14	Summary	578

Chapter 9 Introduction to Programmable System Controllers 580

9-1	Introduction	580
9-2	System Controllers Centered around an MSI Shift Register	582
9-3	Design and Implementation Practices Using the AM74LS194	587
9-4	System Controllers Centered around an MSI Counter	592
9-5	The Concepts of a Programmable System Controller	600
9-6	Some Basic Desirable Features of a Programmable Controller	600
9-7	General Requirements	600
9-8	Notes Related to the Micro-Instructions	605
9-9	Program Controllers with Fixed Instruction Set	608
9-10	Programmable Sequence Controllers with Sub-Routine Capability	613
9-11	MYCA-I Plus an ADDER and STACK	615
9-12	The 8X02 Control Store Sequencer	619
9-13	The Application of the 8X02 to System Control Functions	626
9-14	The 74S482 and MC2909 Integrated Circuit Sequence Controllers	629
9-15	Summary	644

Chapter 10 Asynchronous Finite State Machines 649

10-1	Introduction	649
10-2	Why Asynchronous Circuits	652
10-3	Scope	653
10-4	Asynchronous Analysis	653
10-5	The Design of Asynchronous Machines	661
10-6	Cycles and Races	668
10-7	Plotting and Reading the Excitation Map	670
10-8	Hazards	674
10-9	Essential Hazards	678

10-10 More Worked Examples	684
10-11 The Map-Entered-Variable Approaches to Asynchronous Design	692
10-12 A Contemporary Approach to Asynchronous Design	700
10-13 Hazards in Circuits Developed by MEV Method	703
10-14 Summary	710

Appendix A Drafting and Documentation Standards Manual	718
---	------------

Appendix B Boozer Program	743
----------------------------------	------------

Index	761
--------------	------------